Rakshith Saligram
Office: 2305 ICSRL
KACB, 266 Ferst Dr NW
Atlanta, GA 30318
I am a Graduate Research Assistant pursuing my PhD under Prof. Arijit Raychowdhury at the ICSRL at the School of Electrical and Computer Engineering at Georgia Institute of Technology. My current research focus is on Cryogenic VLSI Circuits where I build and test circuits operating at ultra low temperatures (-270 Celsius!!). I also work on building models and creating TCAD structures to predict the circuit behavior at these temperatures. Most of my work is aimed to achieve better performance, but these circuits are necessary for building Quantum Computers in the future.
I am an Electronics Engineer with Bachelors in Electronics and Communication Engineering from B.M.S College of Engineering and worked as a faculty for 1 year. I then graduated with MS Honors in Electrical Engineering from University of Southern California Los Angeles and worked as Graphics Hardware Engineer at Intel Corporation in Folsom California for more than 2 years.
I am a fan of Carnatic Classical Music in both vocal and instrumental form and listen to them in my free time. I also enjoy cooking and baking.
I am looking for Academic/Faculty Positions. Please feel free to browse through my website to know more about my work and reach out for a copy of my Research Statement.
news
Sep 17, 2023 | Cryogenic Compute in Memory Work Accepted for IEDM 2023. |
---|---|
Feb 22, 2023 | Rakshith nominated for Colonel Oscar P. Cleaver Awards for Outstanding Dissertation Proposal. |
Feb 20, 2023 | Rakshith gave a Guest Lecture to the ECE Quantum Computing Devices and Hardware Class. |
May 31, 2022 | Rakshith nominated to EDS PhD Fellowship. |
May 12, 2022 | Rakshith to present “Dual Temperature Memory Hierarchy” Work through IMEC at Applied Superconductivity Conference (ASC) 2022. |
May 12, 2022 | Rakshith completed Ph.D Proposal Examination. |
Apr 22, 2022 | Qualcomm Innovation Fellowship Proposal selected for Final Round |
Apr 22, 2022 | Rakshith gave a talk at Microsoft Corp. on Cryogenic CMOS for High Performance Computing |
Apr 11, 2022 | Rakshith organized GT-IMEC Collaboration Meeting at Georgia Tech between IMEC USA Nanoelectronics Research Center and ECE Faculties. |
Mar 31, 2022 | Multibit per Cell SiGe Floating body RAM work accepted for VLSI-2022 |
Oct 16, 2021 | Rakshith to join as Research Intern at IMEC USA Nanoelectronics Research Center for Summer and Fall 2022. |
Oct 4, 2021 | Rakshith gave a talk at IMEC on Cryogenic CMOS for High Performance Computing |
Jul 17, 2021 | Pseudo Static 1T Capacitorless DRAM work accepted for IEDM-2021 |
May 25, 2021 | CryoMem paper presented at CICC-2021 invited for SSCL Special Issue. |
Jan 11, 2021 | CryoMem-2T Gain Cell based EDRAM work accepted for CICC-2021 |
selected publications
- ConferenceCool-CIM: Cryogenic Operation of Analog Compute-In-Memory for Improved Power-EfficiencyIn IEEE International Electron Devices Meeting (IEDM) Dec 2023
- ConferencePseudo Static 1T Capacitorless DRAM using 22nm FDSOI for Cryogenic Cache MemoryIn IEEE International Electron Devices Meeting (IEDM) Dec 2021
- JournalPerformance Analysis of Digital Standard Cells for 28nm Bulk CMOS at Cryogenic Temperature using BSIM modelsIEEE Journal of Exploratory Solid-State Computational Devices and Circuits Dec 2021
- JournalScaled Back-End Of Line Interconnects at Cryogenic TemperaturesIEEE Electron Device Letters Dec 2021
- ConferenceCryoMem: A 4K-300K 1.3GHz eDRAM Macro with Hybrid 2T-Gain-Cell in a 28nm Logic Process for Cryogenic ApplicationsIn IEEE Custom Integrated Circuits Conference (CICC) Apr 2021
- ConferenceA 64-Bit Arm CPU at Cryogenic temperatures: Design Technology Co-Optimization for Power and PerformanceIn IEEE Custom Integrated Circuits Conference (CICC) Apr 2021